Datasheet4U Logo Datasheet4U.com

ZL30250 - 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer

Description

5.

External EEPROM or No EEPROM 9 5.2.2 ZL30251 Internal EEPROM 10 5.3 LOCAL OSCILLATOR OR CRYSTAL 10 5.3.1 External Oscillator 10 5.3.2 External Crystal

Features

  • Four Input Clocks.
  • One crystal/CMOS input.
  • Two differential/CMOS inputs.
  • One single-ended/CMOS input.
  • Any input frequency from 9.72MHz to 1250MHz (9.72MHz to 300MHz for CMOS).
  • Clock selection by pin or register control.
  • Low-Jitter Fractional-N APLL and 3 Outputs.
  • Any output frequency from.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ZL30250 Clock Multiplier and Frequency Synthesizer Microchip
ZL30251 Clock Multiplier and Frequency Synthesizer Microchip
ZL30226 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30227 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30228 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor

Other Datasheets by Microsemi (Microchip)

Part Number Description
ZL30251 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30252 Multiplier and Jitter Attenuator
ZL30253 Multiplier and Jitter Attenuator
ZL30254 Clock Multiplier and Jitter Attenuator
ZL30255 Multiplier and Jitter Attenuator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Register Map: Section 6.2 Features  Four Input Clocks  One crystal/CMOS input  Two differential/CMOS inputs  One single-ended/CMOS input  Any input frequency from 9.72MHz to 1250MHz (9.72MHz to 300MHz for CMOS)  Clock selection by pin or register control  Low-Jitter Fractional-N APLL and 3 Outputs  Any output frequency from <1Hz to 1035MHz  High-resolution fractional frequency conversion with 0ppm error  Easy-to-configure, encapsulated design requires no external VCXO or loop filter components  Each output has independent dividers  Output jitter as low as 0.16ps RMS (12kHz20MHz integration band)  Outputs are CML or 2xCMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL  In 2xCMOS mode, the P and N pins can be different frequencies (e.g.
Published: |