Datasheet4U.com

ORSPI4 - Dual SPI4 Interface and High-Speed SERDES FPSC

Lattice Semiconductor

📥 Download Datasheet

ORSPI4 Datasheet Preview — Preview of ORSPI4 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	ORSPI4
Manufacturer	Lattice Semiconductor
File Size	1.43 MB
Description	Dual SPI4 Interface and High-Speed SERDES FPSC
Datasheet	ORSPI4_LatticeSemiconductor.pdf

ORSPI4 Product details

Features

OIF-SPI4-02.0 compliant interfaces Dynamic timing receive interface:.
Full bandwidth up to 450 MHz DDR (900 Mbits/s) for all speed grades.
Bit de-skewing up to 16 phases of the clock.
Capable of aligning bit-to-bit skews as large as ±1 bit periods Static timing receive interface:.
Speeds up to 325 MHz DDR (650 Mbits/s), for all speed grades, including Quarter-Rate mode.
Clock aligned or clock centered modes supported DIP-4 and DIP.

📁 ORSPI4 Similar Datasheet

Other Datasheets by Lattice Semiconductor

ORSO42G5 - (ORSO42G5 / ORSO82G5) 0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
ORSO82G5 - (ORSO42G5 / ORSO82G5) 0.6 to 2.7 Gbps SONET Backplane Interface FPSCs

Published: Feb 24, 2010 |