LMU112 - 12 x 12-bit Parallel Multiplier

LOGIC Devices Incorporated

The LMU112 by LOGIC Devices Incorporated is a 12 x 12-bit Parallel Multiplier. Below is the official datasheet preview.

Datasheet Details

Part number	LMU112
Manufacturer	LOGIC Devices Incorporated
File Size	46.51 KB
Description	12 x 12-bit Parallel Multiplier
Datasheet	LMU112_LOGICDevicesIncorporated.pdf
Additional preview pages of the LMU112 datasheet.

The LMU112 is a high-speed, low power 12-bit parallel multiplier built using advanced CMOS technology.

u u u u 25 ns Worst-Case Multiply Time Low Power CMOS Technology Replaces Fairchild MPY112K Two’s Complement or Unsigned Operands u Three-State Outputs u Package Styles Available:.
48-pin PDIP.
52-pin PLCC, J-Lead LMU112 BLOCK.

📁 LMU112 Similar Datasheet

Other Datasheets by LOGIC Devices Incorporated

Published: Apr 25, 2005 |