Datasheet4U Logo Datasheet4U.com

QS5LV91955Q - 3.3V LOW SKEW CMOS PLL CLOCK DRIVER

📥 Download Datasheet

Preview of QS5LV91955Q PDF
datasheet Preview Page 2 datasheet Preview Page 3

QS5LV91955Q Product details

Description

QS5LV919 3.3V operation JEDEC compatible LVTTL level outputs Clock inputs are 5V tolerant < 300ps output skew, Q0 Q4 2xQ output, Q outputs, Q output, Q/2 output Outputs 3-state and reset while OE/RST low PLL disable feature for low frequency testing Internal loop filter RC network Functional equivalent to MC88LV915, IDT74FCT388915 Positive or negative edge

Other Datasheets by Integrated Device Technology
Published: |