Datasheet4U Logo Datasheet4U.com

IS61LPS51218A - Single CYCLE DESELECT STATIC RAM

Description

IS64LPS25636A and IS61LPS/VPS51218A are highspeed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications.

Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Burst sequence control using MODE input.
  • Three chip enable option for simple depth ex- pansion and address pipelining.
  • Common data inputs and data outputs.
  • Auto Power-down during deselect.
  • Single cycle deselect.
  • Snooze MODE for reduced-power standby.
  • JTAG Boun.

📥 Download Datasheet

📁 Similar Datasheet

  • IS61LPS51236A - 18Mb Single CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS51236B - SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS102418B - SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS102436A - 36Mb Single CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS12832A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS12836A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS204818A - 36Mb Single CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LPS25672A - 18Mb Single CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS61LP6432A - 64K x 32 or 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS61LPS51218A, IS61LPS25636A, IS61LPS25632A, IS64LPS25636A, IS61VPS51218A, IS61VPS25636A 256K x 36, 256K x 32, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, Single CYCLE DESELECT STATIC RAM JANUARY 2014 FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Burst sequence control using MODE input • Three chip enable option for simple depth ex- pansion and address pipelining • Common data inputs and data outputs • Auto Power-down during deselect • Single cycle deselect • Snooze MODE for reduced-power standby • JTAG Boundary Scan for BGA package • Power Supply LPS: Vdd 3.3V + 5%, Vddq 3.3V/2.5V + 5% VPS: Vdd 2.5V + 5%, Vddq 2.
Published: |