IW4027B - Dual J-K Flip-Flop

IK Semiconductor

Datasheet Details

independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH asynchronous Reset and Set are independent and override the J, K, or Clock inputs. The outputs are buffered for best system performance.
Operating Voltage Range: 3.0 to 18 V.
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C.
Noise margin (over full packa.

📁 IW4027B Similar Datasheet

IW4013B - Dual D Flip-Flop High-Voltage Silicon-Gate CMOS (ETC)
IW4051B - Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS (ETC)
IW4052B - Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS (ETC)
IW4066B - Quad Bilateral Switch High-Voltage Silicon-Gate CMOS (ETC)
IW4071B - Quad 2-Input OR Gate High-Voltage Silicon-Gate CMOS (ETC)
IW4093B - Quad 2-Input NAND Schmitt Triggers High-Voltage Silicon-Gate CMOS (ETC)
IW416 - Dual-band 1x1 Wi-Fi 4 and Bluetooth 5.2 Combo SoC (NXP)

Other Datasheets by IK Semiconductor

Published: Dec 7, 2005 |