Datasheet4U Logo Datasheet4U.com

ICS853058 - LVPECL/ECL CLOCK MULTIPLEXER

Description

The ICS853058 is an 8:1 Differential-to-3.3V or 2.5V LVPECL / ECL Clock Multiplexer which can HiPerClockS™ operate up to 2.5GHz and is a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.

The ICS853058 has 8 differential selectable clock inputs.

Features

  • High speed 8:1 differential multiplexer.
  • 1 differential 3.3V or 2.5V LVPECL output.
  • 8 selectable differential PCLK, nPCLK inputs.
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
  • Maximum output frequency: 2.5GHz.
  • Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input.
  • Part-to-part skew: TBD.
  • Propagation delay: 620ps (typical).
  • LVP.

📥 Download Datasheet

Datasheet Details

Part number ICS853058
Manufacturer ICST
File Size 228.74 KB
Description LVPECL/ECL CLOCK MULTIPLEXER
Datasheet download datasheet ICS853058 Datasheet

📁 Similar Datasheet

  • ICS853052 - DUAL LVCMOS/LVTTL-TO-DIFFERENTIAL LVPECL MULTIPLEXER (IDT)
  • ICS8530-01 - Differential-to-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS8530I-01 - 1-To-16 Differentail-To-3.3V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS8536-01 - 1-to-6 Crystal / LVCMOS / Differential-to-3.3V / 2.5V LVPECL Fanout Buffer (Integrated Device Technology)
  • ICS853S006I - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S006I - LVPECL/ECL Fanout Buffer (Renesas)
  • ICS853S011BI - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S011CI - LVPECL/ECL Fanout Buffer (IDT)
  • ICS853S012I - LVPECL Clock/Data Multiplexer (IDT)
  • ICS853S012I - LVPECL Clock/Data Multiplexer (Renesas)
Other Datasheets by ICST

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com PRELIMINARY Integrated Circuit Systems, Inc. ICS853058 8:1, DIFFERENTIAL-TO3.3V OR 2.5V LVPECL/ECL CLOCK MULTIPLEXER FEATURES • High speed 8:1 differential multiplexer • 1 differential 3.3V or 2.5V LVPECL output • 8 selectable differential PCLK, nPCLK inputs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Maximum output frequency: 2.5GHz • Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input • Part-to-part skew: TBD • Propagation delay: 620ps (typical) • LVPECL mode operating voltage supply range: VCC = 2.375V to 3.465V, VEE = 0V • ECL mode operating voltage supply range: VCC = 0V, VEE = -3.465V to -2.
Published: |