Datasheet4U Logo Datasheet4U.com

HYMD1166458-L - 16Mx64 Unbuffered DDR Sdram Dimm

Download the HYMD1166458-L datasheet PDF. This datasheet also covers the HYMD1166458-H variant, as both devices belong to the same 16mx64 unbuffered ddr sdram dimm family and are provided as variant models within a single manufacturer datasheet.

General Description

Hynix HYMD1166458-H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 16Mx64 high-speed memory arrays.

Key Features

  • 128MB (16M x 64) Unbuffered DDR DIMM based on 16Mx8 DDR SDRAM JEDEC Standard 184-pin dual in-line memory module (DIMM) 2.5V +/- 0.2V VDD and VDDQ Power supply All inputs and outputs are compatible with SSTL_2 interface Fully differential clock operations (CK & /CK) with 100MHz/125MHz/133MHz All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HYMD1166458-H_HynixSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HYMD1166458-H/L 16Mx64 Unbuffered DDR SDRAM DIMM PRELIMINARY DESCRIPTION Hynix HYMD1166458-H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 16Mx64 high-speed memory arrays. Hynix HYMD1166458-H/L series consists of eight 16Mx8 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate. Hynix HYMD1166458-H/L series provide a high performance 8-byte interface in 5.25" width form factor of industry standard. It is suitable for easy interchange and addition. Hynix HYMD1166458-H/L series is designed for high speed of up to 133MHz and offers fully synchronous operations referenced to both rising and falling edges of differential clock inputs.