Datasheet Details
| Part number | GS88118 |
|---|---|
| Manufacturer | GSI |
| File Size | 345.49 KB |
| Description | (GS88118 / GS88136T) Sync Burst SRAMs |
| Datasheet |
|
|
|
|
| Part number | GS88118 |
|---|---|
| Manufacturer | GSI |
| File Size | 345.49 KB |
| Description | (GS88118 / GS88136T) Sync Burst SRAMs |
| Datasheet |
|
|
|
|
Applications The GS88118//36T is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter.Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.Sleep Mode Low power (Sleep mode) is attained through the assertion (high) of the ZZ signal, or by stopping the clock (CK).Memory data is retained
📁 Similar Datasheet