Datasheet4U Logo Datasheet4U.com

MM74HCT05 - Hex Inverter (Open Drain)

Description

The MM74HCT05 is a logic function fabricated by using advanced silicon-gate CMOS technology, which provides the inherent benefits of CMOS

low quiescent power and wide power supply range.

Features

  • s Open drain for wire-NOR function s LS-TTL pinout and threshold compatible s Fanout of 10 LS-TTL loads s Typical propagation delays: tPLH (with 1 k Ω resistor) 10 ns tPHL (with 1 kΩ resistor) 8 ns Ordering Code: Order Number MM74HCT05M MM74HCT05SJ MM74HCT05MTC MM74HCT05N Package Number M14A M14D MTC14 N14A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HCT05 Hex Inverter National Semiconductor
MM74HCT04 Hex Inverter ON Semiconductor
MM74HCT148 8-3 Line Priority Encoder National
MM74HCT151 8-Channel Digital Multiplexer National
MM74HCT155 Dual 2 to 4 Line Decoders / Demultiplexers National

Other Datasheets by Fairchild (onsemi)

Part Number Description
MM74HCT00 Quad 2 Input NAND Gate
MM74HCT04 Hex Inverter
MM74HCT08 Quad 2-Input AND Gate
MM74HCT138 3-to-8 Line Decoder
MM74HCT14 Hex Inverting Schmitt Trigger

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74HCT05 Hex Inverter (Open Drain) February 1984 Revised February 1999 MM74HCT05 Hex Inverter (Open Drain) General Description The MM74HCT05 is a logic function fabricated by using advanced silicon-gate CMOS technology, which provides the inherent benefits of CMOS—low quiescent power and wide power supply range. The device is also input and output characteristic and pinout compatible with standard DM74LS logic families. The MM74HCT05 open drain Hex Inverter requires the addition of an external resistor to perform a wire-NOR function. All inputs are protected from static discharge damage by internal diodes to VCC and ground. MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices.
Published: |