Datasheet4U Logo Datasheet4U.com

DM74LS253 - 3-STATE Data Selector/Multiplexer

Description

Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates.

Separate output control inputs are provided for each of the two four-line sections.

Features

  • s 3-STATE version of DM74LS153 with same pinout s Schottky-diode-clamped transistors s Permit multiplexing from N-lines to one line s Performs parallel-to-serial conversion s Strobe/output control s High fanout totem-pole outputs s Typical propagation delay Data to output Select to output 12 ns 21 ns s Typical power dissipation 35 mW Ordering Code: Order Number DM74LS253M DM74LS253N Package Number M16A N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74LS253 TRI-STATE Data Selectors/Multiplexers National Semiconductor
DM74LS251 TRI-STATE Data Selectors/Multiplexers National Semiconductor
DM74LS256 Dual 4-Bit Addressable Latch National Semiconductor
DM74LS257 TRI-STATE Quad 2-Data Selectors/Multiplexers National Semiconductor
DM74LS257B TRI-STATE Quad 2-Data Selectors/Multiplexers National Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
DM74LS251 3-STATE 1-of-8 Line Data Selector/Multiplexer
DM74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers
DM74LS259 8-Bit Addressable Latch
DM74LS20 Dual 4-Input NAND Gate
DM74LS221 Dual Non-Retriggerable One-Shot

Full PDF Text Transcription

Click to expand full text
DM74LS253 3-STATE Data Selector/Multiplexer August 1986 Revised March 2000 DM74LS253 3-STATE Data Selector/Multiplexer General Description Each of these Schottky-clamped data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections. The 3-STATE outputs can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a HIGH or LOW logic level.
Published: |