74LCX112 - Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop

Fairchild Semiconductor

Datasheet Details

Part number	74LCX112
Manufacturer	Fairchild Semiconductor
File Size	124.96 KB
Description	Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop
Datasheet	74LCX112_FairchildSemiconductor.pdf

The LCX112 is a dual J-K flip-flop.

s 5V tolerant inputs s 2.3V.
3.6V VCC specifications provided s 7.5 ns tPD max (VCC = 3.3V), 10 µA ICC max s Power down high impedance inputs and outputs s ±24 mA output drive (VCC = 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performance: Human body model > 2000V Machine model > 2000V Ordering Code: Order Number Package Number Package.

📁 74LCX112 Similar Datasheet

74LCX125FT - Low-Voltage Quad Bus Buffer (Toshiba)
74LCX139 - LOW VOLTAGE CMOS DUAL 2 TO 4 DECODER/DEMULTIPLEXER (ST Microelectronics)
74LCX162244 - LOW VOLTAGE CMOS 16-BIT BUS BUFFER (ST Microelectronics)
74LCX16374 - LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (STMicroelectronics)
74LCX00 - Low voltage CMOS QUAD 2-Input NAND gate (ST Microelectronics)
74LCX02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE (Motorola)
74LCX07 - Low-voltage CMOS hex buffer (STMicroelectronics)
74LCX244 - LOW VOLTAGE CMOS OCTAL BUS BUFFER (STMicroelectronics)

Other Datasheets by Fairchild Semiconductor

Published: Apr 23, 2005 |