74125 - Quad 3-STATE Buffer

Datasheet Summary

Description

This device contains four independent gates each of which performs a non-inverting buffer function.

The outputs have the 3-STATE feature.

Fairchild Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	74125
Manufacturer	Fairchild Semiconductor
File Size	62.34 KB
Description	Quad 3-STATE Buffer
Datasheet	74125 Datasheet
Additional preview pages of the 74125 datasheet.

📁 Similar Datasheet

74125 - Quad Bus Buffer Gate (National Semiconductor)
74125 - QUADRUPLE BUS BUFFERS (Texas Instruments)
74122 - Retriggerable Monostable Multivibrators (Texas Instruments)
74122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (ETC)
74123 - Retriggerable Monostable Multivibrators (Texas Instruments)
74126 - QUADRUPLE BUS BUFFERS (Texas Instruments)
74129 - Mixers (Anaren Microwave)
7410 - Triple 3 Input NAND Gates (National Semiconductor)
7410 - Triple 3-input NAND gate (Philips)
74107 - DUAL J-K FLIP-FLOP (STMicroelectronics)

Other Datasheets by Fairchild Semiconductor

7412 - Triple 3-Input NAND Gate
74121 - Monostable multivibrator
74123 - Dual retriggerable monostable multivibrator
74126 - Quad 3-STATE Buffer
7412DC - Triple 3-Input NAND Gate
7412FC - Triple 3-Input NAND Gate
7412PC - Triple 3-Input NAND Gate
7411 - Triple 3 Input AND Gate

Full PDF Text Transcription

Click to expand full text

DM74LS125A Quad 3-STATE Buffer August 1986 Revised March 2000 DM74LS125A Quad 3-STATE Buffer General Description This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the 3-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Published: Apr 3, 2005 |