Download the M12L32162A-7BG datasheet PDF.
This datasheet also covers the M12L32162A variant, as both devices belong to the same 1m x 16bit x 2banks synchronous dram family and are provided as variant models within a single manufacturer datasheet.
Description
The M12L32162A is 33,554,432 bits synchronous high data rate Dynamic RAM organized as 2 x 1,048,576
Features
- z JEDEC standard 3.3V power supply z LVTTL compatible with multiplexed address z Dual banks operation z MRS cycle with address key programs
- CAS Latency (2 & 3 ) www. DataSheet4U-. comBurst Length (1, 2, 4, 8 & full page)
- Burst Type (Sequential & Interleave) z All inputs are sampled at the positive going edge of the
system clock z Burst Read Single-bit Write operation z DQM for masking z Auto & self refresh z 64ms refresh period (4K cycle).