Download the M12L128168A-6TG datasheet PDF.
This datasheet also covers the M12L128168A-5TG variant, as both devices belong to the same 2m x 16 bit x 4 banks synchronous dram family and are provided as variant models within a single manufacturer datasheet.
Description
The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits.
Features
- y JEDEC standard 3.3V power supply y LVTTL compatible with multiplexed address y Four banks operation y MRS cycle with address key programs
- CAS Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full page ) - Burst Type ( Sequential & Interleave ) y All inputs are sampled at the positive going edge of the system clock y Burst Read single write operation y DQM for masking y Auto & self refresh y 64ms refresh period (4K cycle).