Datasheet4U Logo Datasheet4U.com

CY28343 Zero Delay SDR/DDR Clock Buffer

CY28343 Description

CY28343 Zero Delay SDR/DDR Clock Buffer .
2, 3] Pin 10 47 23 30,32,36,38 42,44 29,31,35,37 41,43 2-5,8,9 15-18,21 46 Name CLKIN FBIN_DDR FBIN_SDR DDRT(0:5) DDRC(0:5) SDRAM(0:12) FBOUT_DDR I/O.

CY28343 Applications

* One-single-end clock input to 6 pairs DDR outputs or 13 SDR outputs.
* External feedback pins FBIN_SDR/FBOUT_SDR are used to synchronize the outputs to the clock input for SDR. Table 1. Function Table SELDDR_SDR# 1= DDR Mode CLKIN 2.5V Compatible 3.3V Compatible SDRAM(0:12) OFF DDR

📥 Download Datasheet

Preview of CY28343 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
CY28343
Manufacturer
Cypress Semiconductor
File Size
91.83 KB
Datasheet
CY28343_CypressSemiconductor.pdf
Description
Zero Delay SDR/DDR Clock Buffer

📁 Related Datasheet

  • CY28346-2 - Clock Synthesizer (Silicon Laboratories)
  • CY28349 - FTG (SpectraLinear)
  • CY28322-2 - 133 Mhz Spread Spectrum Clock Synthesizer with Differential CPU Outputs (Cypress)
  • CY28354-400 - 210MHz 24 Output Buffer (Silicon Laboratories)
  • CY28378 - FTG for Pentium 4 and Intel 845 Series Chipset (Silicon Laboratories)
  • CY28400 - 100MHz Differential Buffer (Silicon Laboratories)
  • CY28400-2 - 100MHz Differential Buffer (Silicon Laboratories)
  • CY28401 - 100MHz Differential Buffer (Silicon Laboratories)

📌 All Tags

Zero Delay SDR DDR Clock Buffer Cypress Semiconductor
Cypress Semiconductor CY28343-like datasheet