Datasheet4U Logo Datasheet4U.com

ADDI7013 - Dual-Channel CCD Signal Processor

Description

The ADDI7013 is a highly integrated, dual-channel, CCD signal processor for high speed digital imaging applications.

Each channel is specified at pixel rates of up to 75 MHz and consists of a complete analog front end (AFE) with analog-to-digital conversion.

Features

  • Differential analog inputs CDS or SHA (CDS bypass) with 7 gain settings 0 dB to 36 dB, 10-bit variable gain amplifier (VGA) 16-bit, 75 MSPS analog-to-digital converter (ADC) Precision Timing core with 210 ps resolution at 75 MHz 8 independent H-clock phases with programmable drive strength (3.6 V maximum swing) 4 general-purpose outputs (GPO) On-chip sync generator with external sync input Reduced range LVDS outputs with single clock lane 6 mm × 6 mm CSP_BGA package with 0.5 mm pitch.

📥 Download Datasheet

📁 Similar Datasheet

  • ADD1021 - Power Line Communications System (ADD Semiconductor)
  • ADD2010 - 24-bits Audio Stereo DAC (ESMT)
  • ADD3501 - 3 1/2 DIGIT DVM WITH MULTIPLEXED 7-SEGMENT OUTPUT (National Semiconductor)
  • ADD3701 - Digital DVM with Multiplexed 7 Segment (National)
  • ADD8616A8A - DOUBLE DATA RATE SDRAM (A-Data Technology)
  • ADD8616A8A - DOUBLE DATA RATE SDRAM (A-Data Technology)
  • ADDR1333C4G9 - Memory Module (ADATA)
Other Datasheets by Analog Devices
  • ADDI7015 - 16-Bit CCD Signal Processor
  • ADDI7018 - 16-Bit HD Image Signal Processor
  • ADDI7004 - HD Image Signal Processor
  • ADDI7006 - 40 MSPS CCD Signal Processor
  • ADDI7100 - CCD Signal Processor
  • ADD5201 - White LED Driver
  • ADD5203 - White LED Driver with SMBus and PWM Input
  • ADD5205 - Four-String White LED Driver

Full PDF Text Transcription

Click to expand full text
Data Sheet Dual-Channel CCD Signal Processor with Precision Timing Core ADDI7013 FEATURES Differential analog inputs CDS or SHA (CDS bypass) with 7 gain settings 0 dB to 36 dB, 10-bit variable gain amplifier (VGA) 16-bit, 75 MSPS analog-to-digital converter (ADC) Precision Timing core with 210 ps resolution at 75 MHz 8 independent H-clock phases with programmable drive strength (3.6 V maximum swing) 4 general-purpose outputs (GPO) On-chip sync generator with external sync input Reduced range LVDS outputs with single clock lane 6 mm × 6 mm CSP_BGA package with 0.
Published: |