6818 Datasheet - Allegro MicroSystems

6818 DABiC-IV/ 32-BIT SERIAL-INPUT/ LATCHED SOURCE DRIVER

6818 A6818xA LOAD SUPPLY SERIAL DATA OUT OUT 32 OUT 31 OUT 30 OUT 29 OUT 28 OUT 27 OUT 26 OUT 25 OUT 24 OUT 23 OUT 22 OUT 21 OUT 20 OUT 19 OUT 18 OUT 17 BLANKING GROUND 1 2 3 4 5 6 7 8 9 REGISTER REGISTER LATCHES LATCHES DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER LOGIC SUPPLY SERIAL DATA IN OUT 1 OUT 2 OUT 3 OUT 4 OUT 5 OUT 6 OUT 7 OUT 8 OUT 9 OUT 10 OUT 11 OUT 12 OUT 13 OUT 14 OUT 15 OUT 16 STROBE CLOCK VBB VDD 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 The A6818

6818 Features

* an increased data input rate (compared with the older UCN/UCQ5818

* F) and a controlled output slew rate. The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 3.3 V or 5 V logic supply, typical serial-data input rates are up to 33 MHz. A CMOS s

6818 Datasheet (142.20 KB)