OR3TP12 - Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface

Product Overview

Agere Systems

Part number	OR3TP12
Manufacturer	Agere Systems
File Size	2.39 MB
Description	Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
Datasheet	OR3TP12 Datasheet
Additional preview pages of the OR3TP12 datasheet.

7 What Is an FPSC?

include registers for device and subsystem identification and autoconfiguration, support for 64-bit addressing, and multimaster capability that allows any PCI bus Master access to any PCI bus Target. PCI Bus Core Highlights s Implemented in an ORCA Series 3 base array, displacing the bottom four rows of 18 columns. Core is a well-tested ASIC model. Fully compliant to Revision 2.1 of PCI Local Bus Specification (and designed for Revision 2.2). s s.
PCI Local Bus Specification Rev. 2.1, P.

📁 Similar Datasheet

OR3T125 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays (Lattice Semiconductor)
OR3T20 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays (Lattice Semiconductor)
OR3T30 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays (Lattice Semiconductor)
OR3T80 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays (Lattice Semiconductor)
OR3005230W - Superior return loss performance (PDI)
OR31 - CMOS Gate Array (AMI)
OR32 - CMOS Gate Array (AMI)
OR34 - CMOS Gate Array (AMI)

Other Datasheets by Agere Systems

Published: May 13, 2005 |