AX58100 - EtherCAT Slave Controller

Datasheet Summary

Description

in this document at any time, without notice.

ASIX provides this document “as is” without warranty of any kind, either expressed or implied, including without limitation warranties of merchantability, fitness for a particular purpose, and non-infringement.

Features

2/3-port EtherCAT Slave Controller (ESC) with 2 Integrated Fast Ethernet PHYs Standard EtherCAT Slave Controller (ESC) 8 Fieldbus Memory Management Units (FMMUs) 8 Sync Managers 64-bit distributed clock 9K bytes RAM Integrated Fast Ethernet PHYs Compliant with IEEE 802.3/802.3u 100BASE-TX/100BASE-FX PHY loopback mode Supports twisted pair crossover detection and auto-correction (HP Auto-MDIX) Automatic polarity detection and correction 3rd Ethernet MII Port for Flexible EtherCAT Network Configur.

ASIX

📥 Download Datasheet

Datasheet Details

Part number	AX58100
Manufacturer	ASIX
File Size	1.92 MB
Description	EtherCAT Slave Controller
Datasheet	AX58100 Datasheet
Additional preview pages of the AX58100 datasheet.

📁 Similar Datasheet

AX50 - Full Wave Rectifying Valve (Philips)
AX50 - Full Wave Gas Filled Rectifying Valve (ETC)
AX500 - Dual Channel Digital Motor Controller (Roboteq)
AX500 - Axcelerator Family FPGAs (Actel)
AX5031 - Advanced multi-channel single chip UHF transmitter (AXSEM)
AX5031 - Advanced multi-channel single chip UHF transmitter (ON Semiconductor)
AX5042 - Advanced multi-channel single chip UHF transceiver (AXSEM)
AX50424 - Advanced multi-channel single chip UHF receiver (AXSEM)
AX5043 - Advanced high performance ASK and FSK narrow-band transceiver (AXSEM)
AX5043 - Advanced High Performance ASK and FSK Narrow-band Transceiver (ON Semiconductor)

Other Datasheets by ASIX

AX58200 - EtherCAT Slave Controller SoC

Full PDF Text Transcription

Click to expand full text

Features 2/3-port EtherCAT Slave Controller (ESC) with 2 Integrated Fast Ethernet PHYs Standard EtherCAT Slave Controller (ESC) 8 Fieldbus Memory Management Units (FMMUs) 8 Sync Managers 64-bit distributed clock 9K bytes RAM Integrated Fast Ethernet PHYs Compliant with IEEE 802.3/802.

Published: Sep 28, 2024 |