Datasheet4U Logo Datasheet4U.com

NPIC6C595-Q100 - Power logic 8-bit shift register

General Description

The NPIC6C595-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and open-drain outputs.

Both the shift and storage register have separate clocks.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from 40 C to +125 C.
  • Low RDSon.
  • Eight Power EDNMOS transistor outputs of 100 mA continuous current.
  • 250 mA current limit capability.
  • Output clamping voltage 33 V.
  • 30 mJ avalanche energy capability.
  • All registers cleared with single input.
  • Low power consumption.
  • ESD protection:.
  • HBM AEC-Q100-002 revision D exceeds 2500 V.
  • CDM AEC-Q100-011 revision B exc.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NPIC6C595 Power logic 8-bit shift register NXP
NPIC6C596 Power logic 8-bit shift register NXP
NPIC6C596A Power logic 8-bit shift register NXP
NPIC6C4894 Power logic 12-bit shift register NXP Semiconductors
NPIM104PA NPIM Shielded Power Inductors NIC Components

Other Datasheets by Nexperia

Part Number Description
NPIC6C595 Power logic 8-bit shift register
NPIC6C596 Power logic 8-bit shift register
NPIC6C596-Q100 Power logic 8-bit shift register
NPIC6C596A Power logic 8-bit shift register
NPIC6C596A-Q100 Power logic 8-bit shift register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NPIC6C595-Q100 Power logic 8-bit shift register; open-drain outputs Rev. 1 — 12 July 2012 Product data sheet 1. General description The NPIC6C595-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and open-drain outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset input (MR). A LOW on MR resets both the shift register and storage register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input and to the Q7S output on a LOW-to-HIGH transition of the SHCP input.