Datasheet4U Logo Datasheet4U.com

HEF4060BTT - 14-stage ripple-carry binary counter/divider and oscillator

Download the HEF4060BTT datasheet PDF (HEF4060B included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 14-stage ripple-carry binary counter/divider and oscillator.

Description

The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset input (MR).

Features

  • Tolerant of slow clock rise and fall times.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • Inputs and outputs are protected against electrostatic effects.
  • Specified from -40 ° C to +85 ° C.
  • Complies with JEDEC standard JESD 13-B 3. Ordering information Table 1. Ordering information All types operate from -40 ° C to +85 ° C. Type number Package Name.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HEF4060B-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HEF4060BTT
Manufacturer nexperia
File Size 233.31 KB
Description 14-stage ripple-carry binary counter/divider and oscillator
Datasheet download datasheet HEF4060BTT Datasheet
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
HEF4060B 14-stage ripple-carry binary counter/divider and oscillator Rev. 9 — 8 July 2019 Product data sheet 1. General description The HEF4060B is a 14-stage ripple-carry binary counter/divider and oscillator with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to Q9 and Q11 to Q13) and an overriding asynchronous master reset input (MR). The oscillator configuration allows design of either RC or crystal oscillator circuits. The oscillator may be replaced by an external clock signal at input RS. The clock input' s Schmitt-trigger action makes it highly tolerant to slower clock rise and fall times. The counter advances on the negativegoing transition of RS.
Published: |