Datasheet4U Logo Datasheet4U.com

74LVTH125 - 3.3V quad buffer

Download the 74LVTH125 datasheet PDF. This datasheet also covers the 74LVT125 variant, as both devices belong to the same 3.3v quad buffer family and are provided as variant models within a single manufacturer datasheet.

Description

The 74LVT125; 74LVTH125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE).

A HIGH on nOE causes the outputs to assume a high impedance OFF-state.

Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs.

Features

  • Quad bus interface.
  • 3-state buffers.
  • Wide supply voltage range from 2.7 to 3.6 V.
  • BiCMOS high speed and output drive.
  • Output capability: +64 mA and -32 mA.
  • Direct interface with TTL levels.
  • Overvoltage tolerant inputs to 5.5 V.
  • Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs.
  • Live insertion and extraction permitted.
  • No bus current loading when output is tied to 5 V.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74LVT125-nexperia.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
74LVTH125 3.3V Quad buffer NXP
74LVTH125 Low Voltage Quad Buffer Fairchild Semiconductor
74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver Fairchild Semiconductor
74LVTH162244 Low Voltage 16-Bit Buffer/Line Driver Fairchild Semiconductor
74LVTH162245 Low Voltage 16-Bit Transceiver Fairchild Semiconductor

Other Datasheets by Nexperia

Part Number Description
74LVTH16244B 16-bit buffer/driver
74LVTH16245B 16-bit transceiver
74LVTH16374A 16-bit edge-triggered D-type flip-flop
74LVTH2245 3.3V octal transceiver
74LVTH2245D 3.3V octal transceiver

Full PDF Text Transcription

Click to expand full text
74LVT125; 74LVTH125 3.3 V quad buffer; 3-state Rev. 8 — 18 August 2021 Product data sheet 1. General description The 74LVT125; 74LVTH125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Quad bus interface • 3-state buffers • Wide supply voltage range from 2.7 to 3.
Published: |