Datasheet4U Logo Datasheet4U.com

74LVC3G17 - Triple non-inverting Schmitt trigger

General Description

The 74LVC3G17 is a triple buffer with Schmitt-trigger inputs.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Key Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • High noise immunity.
  • ±24 mA output drive (VCC = 3.0 V).
  • CMOS low-power consumption.
  • Latch-up performance exceeds 250 mA.
  • Direct interface with TTL levels.
  • IOFF circuitry provides partial Power-down mode operation.
  • Complies with JEDEC standards.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8C.

📥 Download Datasheet

Datasheet Details

Part number 74LVC3G17
Manufacturer Nexperia
File Size 273.84 KB
Description Triple non-inverting Schmitt trigger
Datasheet download datasheet 74LVC3G17 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC3G17 Triple non-inverting Schmitt trigger with 5 V tolerant input Rev. 14 — 26 August 2021 Product data sheet 1. General description The 74LVC3G17 is a triple buffer with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 1.65 V to 5.5 V • Overvoltage tolerant inputs to 5.5 V • High noise immunity • ±24 mA output drive (VCC = 3.