Datasheet4U Logo Datasheet4U.com

74LV4094 - 8-stage shift-and-store bus register

Datasheet Summary

Description

The 74LV4094 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs.

Both the shift and storage register have separate clocks.

Features

  • Optimized for low voltage.

📥 Download Datasheet

Datasheet preview – 74LV4094

Datasheet Details

Part number 74LV4094
Manufacturer nexperia
File Size 277.88 KB
Description 8-stage shift-and-store bus register
Datasheet download datasheet 74LV4094 Datasheet
Additional preview pages of the 74LV4094 datasheet.

📁 Similar Datasheet

  • 74LV4094 - 8-stage shift-and-store bus register (Philips)
  • 74LV4040 - 12-stage binary ripple counter (Philips)
  • 74LV4051 - 8-channel analog multiplexer/demultiplexer (Philips)
  • 74LV4052 - Dual 4-channel analog multiplexer/demultiplexer (NXP)
  • 74LV4053 - Triple 2-channel analog multiplexer/demultiplexer (Philips)
  • 74LV4060 - 14-stage binary ripple counter (Philips)
  • 74LV4066 - Quad bilateral switches (Philips)
  • 74LV4067 - 16-channel analog multiplexer/demultiplexer (NXP)
  • 74LV423 - Dual retriggerable monostable multivibrator (Philips)
  • 74LV4316 - Quad bilateral switches (Philips)
Other Datasheets by nexperia
  • 74LV4094D - 8-stage shift-and-store bus register
  • 74LV4051 - 8-channel analog multiplexer/demultiplexer
  • 74LV4051D - 8-channel analog multiplexer/demultiplexer
  • 74LV4052 - Dual 4-channel analog multiplexer/demultiplexer
  • 74LV4052-Q100 - Dual 4-channel analog multiplexer/demultiplexer
  • 74LV4052D - Dual 4-channel analog multiplexer/demultiplexer
  • 74LV4053 - Triple single-pole double-throw analog switch
  • 74LV4053-Q100 - Triple single-pole double-throw analog switch

Full PDF Text Transcription

Click to expand full text
74LV4094 8-stage shift-and-store bus register Rev. 8 — 18 March 2021 Product data sheet 1. General description The 74LV4094 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW transition of the CP input to allow cascading when clock edges are slow. The data in the shift register is transferred to the storage register when the STR input is HIGH.
Published: |