Datasheet4U Logo Datasheet4U.com
Nexperia logo

74AUP3G17 Datasheet

Manufacturer: Nexperia
74AUP3G17 datasheet preview

Datasheet Details

Part number 74AUP3G17
Datasheet 74AUP3G17-nexperia.pdf
File Size 257.40 KB
Manufacturer Nexperia
Description Low-power triple Schmitt trigger
74AUP3G17 page 2 74AUP3G17 page 3

74AUP3G17 Overview

The 74AUP3G17 provides three Schmitt trigger buffers. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6.

74AUP3G17 Key Features

  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • ESD protection
  • HBM JESD22-A114F Class 3A exceeds 5000 V
  • MM JESD22-A115-A exceeds 200 V
  • CDM JESD22-C101E exceeds 1000 V
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC

74AUP3G17 Applications

  • Wide supply voltage range from 0.8 V to 3.6 V
Nexperia logo - Manufacturer

More Datasheets from Nexperia

See all Nexperia datasheets

Part Number Description
74AUP3G14 Low-power triple Schmitt trigger inverter
74AUP3G16 Low-power triple buffer
74AUP3G04 Low-power triple inverter
74AUP3G0434 Low-power dual inverter and single buffer
74AUP3G07 Low-power triple buffer
74AUP3G34 Low-power triple buffer
74AUP3G3404 Low-power dual buffer and single inverter
74AUP1G00 Low-power 2-input NAND gate
74AUP1G00-Q100 Low-power 2-input NAND gate
74AUP1G02 Low-power 2-input NOR gate

74AUP3G17 Distributor

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts