Datasheet Details
| Part number | 74AUP2G79 |
|---|---|
| Manufacturer | Nexperia |
| File Size | 274.28 KB |
| Description | Low-power dual D-type flip-flop |
| Datasheet |
|
|
|
|
| Part number | 74AUP2G79 |
|---|---|
| Manufacturer | Nexperia |
| File Size | 274.28 KB |
| Description | Low-power dual D-type flip-flop |
| Datasheet |
|
|
|
|
The 74AUP2G79 provides the dual positive-edge triggered D-type flip-flop.
Information on the data input (nD) is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse (nCP).
The nD input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
74AUP2G79 Low-power dual D-type flip-flop; positive-edge trigger Rev.
11 — 3 December 2020 Product data sheet 1.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
| 74AUP2G79 | Low-power dual D-type flip-flop | NXP Semiconductors |
| Part Number | Description |
|---|---|
| 74AUP2G79-Q100 | Low-power dual D-type flip-flop |
| 74AUP2G00 | Low-power dual 2-input NAND gate |
| 74AUP2G00-Q100 | Low-power dual 2-input NAND gate |
| 74AUP2G02 | Low-power dual 2-input NOR gate |
| 74AUP2G04 | Low-power dual inverter |
| 74AUP2G04-Q100 | Low-power dual inverter |
| 74AUP2G06 | Low-power dual inverter |
| 74AUP2G0604 | Low-power inverting buffer |
| 74AUP2G07 | Low-power dual buffer |
| 74AUP2G08 | Low-power dual 2-input AND gate |