Datasheet4U Logo Datasheet4U.com

74AUP2G241 - Low-power dual buffer/line driver

General Description

The 74AUP2G241 provides a dual non-inverting buffer/line driver with 3-state outputs.

The 3-state outputs are controlled by the output enable inputs 1OE and 2OE.

A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state.

Key Features

  • Wide supply voltage range from 0.8 V to 3.6 V.
  • High noise immunity.
  • Complies with JEDEC standards:.
  • JESD8-12 (0.8 V to 1.3 V).
  • JESD8-11 (0.9 V to 1.65 V).
  • JESD8-7 (1.2 V to 1.95 V).
  • JESD8-5 (1.8 V to 2.7 V).
  • JESD8-B (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F Class 3A exceeds 5000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Low static power consump.

📥 Download Datasheet

Datasheet Details

Part number 74AUP2G241
Manufacturer Nexperia
File Size 304.99 KB
Description Low-power dual buffer/line driver
Datasheet download datasheet 74AUP2G241 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AUP2G241 Low-power Dual Buffer/line Driver NXP
74AUP2G00 Low-power dual 2-input NAND gate NXP
74AUP2G00 DUAL NAND GATE Diodes
74AUP2G02 DUAL NOR GATE Diodes
74AUP2G02 Low-power Dual 2-input NOR Gate NXP

Other Datasheets by Nexperia

Part Number Description
74AUP2G240 Low-power dual inverting buffer/line driver
74AUP2G00 Low-power dual 2-input NAND gate
74AUP2G00-Q100 Low-power dual 2-input NAND gate
74AUP2G02 Low-power dual 2-input NOR gate
74AUP2G04 Low-power dual inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AUP2G241 Low-power dual buffer/line driver; 3-state Rev. 9 — 1 December 2020 Product data sheet 1. General description The 74AUP2G241 provides a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH level at pin 1OE causes output 1Y to assume a high-impedance OFF-state. A LOW level at pin 2OE causes output 2Y to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF.