Datasheet4U.com

74AUP1G374 - Low-power D-type flip-flop

Product Overview

nexperia

📥 Download Datasheet

74AUP1G374 Low-power D-type flip-flop by nexperia - Datasheet Preview — Datasheet preview – 74AUP1G374

Datasheet Details

Part number	74AUP1G374
Manufacturer	nexperia
File Size	298.70 KB
Description	Low-power D-type flip-flop
Datasheet	74AUP1G374 Datasheet
Additional preview pages of the 74AUP1G374 datasheet.

Product details

Description

The 74AUP1G374 is a single D-type flip-flop; positive-edge trigger (3-state).

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
CMOS low power dissipation.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3 V).
JESD8-11 (0.9 V to 1.65 V).
JESD8-7 (1.65 V to 1.95 V).
JESD8-5 (2.3 V to 2.7 V).
JESD8C (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F Class 3A. Exceeds 5000 V.
MM JESD22-A115-A exceeds 200 V.
CDM JESD22-C101E exceeds 100.

📁 Similar Datasheet

74AUP1G373 - Low-power D-type transparent latch (NXP Semiconductors)
74AUP1G32 - Low-power 2-input OR gate (NXP)
74AUP1G32 - SINGLE 2 INPUT POSITIVE OR GATE (Diodes)
74AUP1G3208 - Low Power 3-Input OR-AND Gate (NXP)
74AUP1G332 - Low Power 3-Input OR Gate (NXP)
74AUP1G34 - Low-power buffer (NXP)
74AUP1G34 - SINGLE BUFFER GATE (Diodes)
74AUP1G386 - Low-power 3-input EXCLUSIVE-OR gate (NXP Semiconductors)

Other Datasheets by nexperia

74AUP1G374-Q100 - Low-power D-type flip-flop
74AUP1G373 - Low-power D-type transparent latch
74AUP1G373-Q100 - Low-power D-type transparent latch
74AUP1G32 - Low-power 2-input OR-gate
74AUP1G32-Q100 - Low-power 2-input OR-gate
74AUP1G3208 - Low-power 3-input OR-AND gate

Published: Jul 23, 2019 |