74ALVC74D Overview
The 74ALVC74 is a dual positive edge triggered, D-type flip-flop. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and plementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs that operate independently of the clock input.
74ALVC74D Key Features
- Wide supply voltage range from 1.65 V to 3.6 V
- plies with JEDEC standard
- JESD8-7 (1.65 to 1.95 V)
- JESD8-5 (2.3 to 2.7 V)
- JESD8B (2.7 to 3.6 V)
- 3.6 V tolerant inputs/outputs
- CMOS low power consumption
- Direct interface with TTL levels (2.7 V to 3.6 V)
- Power-down mode
- Latch-up performance exceeds 250 mA
