Datasheet4U Logo Datasheet4U.com

74AHC374 - Octal D-type flip-flop

Description

The 74AHC374; 74AHCT374 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7-A.

Features

  • I Balanced propagation delays I All inputs have Schmitt-trigger actions I Inputs accept voltages higher than VCC I Common 3-state output enable input I Input levels: N For 74AHC374: CMOS level N For 74AHCT374: TTL level I ESD protection: N HBM EIA/JESD22-A114E exceeds 2000 V N MM EIA/JESD22-A115-A exceeds 200 V N CDM EIA/JESD22-C101C exceeds 1000 V I Multiple package options I Specified from.
  • 40 °C to +85 °C and from.
  • 40 °C to +125 °C Nexperia 74AHC374; 74AHCT374 Octal D-type fli.

📥 Download Datasheet

Datasheet Details

Part number 74AHC374
Manufacturer Nexperia
File Size 602.86 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74AHC374 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AHC374 Octal D-type flip-flop NXP
74AHC373 Octal D-type transparent latch NXP
74AHC30 8-input NAND gate NXP
74AHC32 QUADRUPLE 2-INPUT OR GATE Diodes
74AHC32 Quad 2-input OR gate NXP

Other Datasheets by Nexperia

Part Number Description
74AHC374-Q100 Octal D-type flip-flop
74AHC374D Octal D-type flip-flop
74AHC374PW Octal D-type flip-flop
74AHC373 Octal D-type transparant latch
74AHC377 Octal D-type flip-flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AHC374; 74AHCT374 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 03 — 12 June 2008 Product data sheet 1. General description The 74AHC374; 74AHCT374 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC374; 74AHCT374 comprises eight D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock input (CP) and an output enable input (OE) are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the set-up and hold times requirements for the LOW-to-HIGH CP transition. When OE is LOW the content of the eight flip-flops is available at the outputs.
Published: |