Datasheet4U Logo Datasheet4U.com

SN74LS165A - Parallel-Load 8-Bit Shift Registers

Download the SN74LS165A datasheet PDF. This datasheet also covers the SN74165 variant, as both devices belong to the same parallel-load 8-bit shift registers family and are provided as variant models within a single manufacturer datasheet.

Description

The ’165 and ’LS165A are 8-bit serial shift registers that shift the data in the direction of QA toward QH when clocked.

Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD) input.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN74165-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LS165 8-Bit Parallel-to-Serial Shift Register ON Semiconductor
SN74LS160A BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS Motorola
SN74LS160A BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS ON Semiconductor
SN74LS161A BCD DECADE COUNTERS / 4-BIT BINARY COUNTERS Motorola
SN74LS161A BCD Decade Counters / 4-Bit Binary Counters ON Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
SN74LS16 HEX INVERTER BUFFERS/DRIVERS
SN74LS160A SYNCHRONOUS 4-BIT COUNTERS
SN74LS161A SYNCHRONOUS 4-BIT COUNTERS
SN74LS162A SYNCHRONOUS 4-BIT COUNTERS
SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

Full PDF Text Transcription

Click to expand full text
The SN54165 and SN74165 devices are obsolete and are no longer supplied. SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS SDLS062D – OCTOBER 1976 – REVISED FEBRUARY 2002 D Complementary Outputs D Direct Overriding Load (Data) Inputs D Gated Clock Inputs D Parallel-to-Serial Data Conversion TYPE ’165 ’LS165A TYPICAL MAXIMUM CLOCK FREQUENCY 26 MHz 35 MHz TYPICAL POWER DISSIPATION 210 mW 90 mW description The ’165 and ’LS165A are 8-bit serial shift registers that shift the data in the direction of QA toward QH when clocked. Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD) input.
Published: |