Datasheet4U Logo Datasheet4U.com

SN74HC112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

📥 Download Datasheet

General Description

The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse.

Overview

SN54HC112, SN74HC112 SCLS099H – DECEMBER 1982 – REVISED JUNE 2022 SNx4HC112 Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset.

Key Features

  • Wide operating voltage range of 2 V to 6 V.
  • Outputs can drive up to 10 LSTTL loads.
  • Low power consumption, 40-μA max ICC.
  • Typical tpd = 13 ns.
  • ±4-mA output drive at 5 V.
  • Low input current of 1 μA max 2.

More Datasheets from Texas Instruments

Part Number Description
SN74HC112N DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC11 Triple 3-Input AND Gates
SN74HC10 Triple 3-Input NAND Gates
SN74HC10-EP TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC10-Q1 TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74HC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC109N DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SN74HC10D Triple 3-Input NAND Gates
SN74HC10N TRIPLE 3-INPUT POSITIVE-NAND GATES
SN74HC125 Quadruple Buffers