The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts