The 42 dual C40 multichip module (MCM) contains two SMJ320C40 digital signal processors (DSPs) with 128K words × 32 bits (42D) or 256K words × 32 bits (42C) of zero-wait-state SRAMs mapped to each local bus.
The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
D Performance:
-- 80 Million Floating-Point Operations Per Second (MFLOPS) With 496-MBps-Burst I/O Rate for 40-MHz Modules
-- Zero-Wait-State Local Memory for Each Processor
D Organization:
-- 128K-Word × 32-Bit Static Random-Access Memory (SRAM) (SMJ320MCM42D)
-- 256K-Word × 32-Bit SRAM (SMJ320MCM42C)
D Compliant With MIL-PRF-38535 QML D Dual C40 Performance With Local Memory
Requiring Only 8.
SMJ320MCM42C Datasheet
