Datasheet4U Logo Datasheet4U.com

LMK04816 - Three Input Low-Noise Clock Jitter Cleaner

Description

The LMK04816 device is the industry's highest performance clock conditioner with superior clock jitter cleaning, generation, and distribution with advanced

Features

  • 1 Ultralow RMS Jitter Performance.
  • 100-fs RMS Jitter (12 kHz to 20 MHz).
  • 123-fs RMS Jitter (100 Hz to 20 MHz).
  • Dual-Loop.

📥 Download Datasheet

📁 Similar Datasheet

  • LMK04800 - Low-Noise Clock Jitter Cleaner (National Semiconductor)
  • LMK04000 - Low-Noise Clock Jitter Cleaner (National Semiconductor)
  • LMK04031B - Precision Clock Conditioners Low-Noise Clock Jitter Cleaner (National Semiconductor Corporation)
  • LMK042 - MULTILAYER CERAMIC CAPACITORS (Taiyo Yuden)
  • LMK01000 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK01010 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK01020 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK02000 - Precision Clock Conditioner (National Semiconductor)
  • LMK02002 - Precision Clock Conditioner (National Semiconductor)
  • LMK03000 - (LMK03000 / LMK03001) Precision Clock Conditioner (National Semiconductor)
Other Datasheets by Texas Instruments
  • LMK04803 - Low-Noise Clock Jitter Cleaner
  • LMK04805 - Low-Noise Clock Jitter Cleaner
  • LMK04806 - Low-Noise Clock Jitter Cleaner
  • LMK04808 - Low-Noise Clock Jitter Cleaner
  • LMK04821 - Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner
  • LMK04826 - Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner
  • LMK04828 - Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner
  • LMK04000 - Family Low-Noise Clock Jitter Cleaner

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community LMK04816 SNAS597C – JULY 2012 – REVISED JANUARY 2016 LMK04816 Three Input Low-Noise Clock Jitter Cleaner With Dual Loop PLLs 1 Features •1 Ultralow RMS Jitter Performance – 100-fs RMS Jitter (12 kHz to 20 MHz) – 123-fs RMS Jitter (100 Hz to 20 MHz) • Dual-Loop PLLATINUM™ PLL Architecture – PLL1 – Integrated Low-Noise Crystal Oscillator Circuit – Holdover Mode When Input Clocks are Lost – Automatic or Manual Triggering and Recovery – PLL2 – Normalized 1-Hz PLL Noise Floor of –227 dBc/Hz – Phase Detector Rate Up to 155 MHz – OSCin Frequency-Doubler – Integrated Low-Noise VCO – VCO Frequency Ranges From 2370 MHz to 2600 MHz • Three Redundant Input Clocks With LOS – Automatic and Manual Switch-Over Modes
Published: |