logo

LMK04616 Datasheet, Texas Instruments

LMK04616 cleaner equivalent, ultra-low noise and low power jesd204b compliant clock jitter cleaner.

LMK04616 Avg. rating / M : 1.0 rating-17

datasheet Download (Size : 2.32MB)

LMK04616 Datasheet

Features and benefits


*1 Dual-loop PLL architecture
* Ultra low noise (10 kHz to 20 MHz):
  – 48-fs RMS jitter at 1966.08 MHz
  – 50-fs RMS jitter at 983.04.

Application


* Wireless infrastructure like LTE-BTS, small cells, remote radio units (RRU)
* Data converter and integrated tr.

Description

The LMK0461x device family is the industry’s highest performance and lowest power jitter cleaner with JESD204B support. The 16 clock outputs can be configured to drive eight JESD204B converters or other logic devices using device and SYSREF clocks. T.

Image gallery

LMK04616 Page 1 LMK04616 Page 2 LMK04616 Page 3

TAGS

LMK04616
Ultra-Low
Noise
and
Low
Power
JESD204B
Compliant
Clock
Jitter
Cleaner
Texas Instruments

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts