LMK04001 cleaner equivalent, family low-noise clock jitter cleaner.
1
*23 Cascaded PLLatinum™ PLL Architecture
– PLL1
– Phase Detector Rate of up to 40 MHz
– Integrated Low-Noise Crystal.
* Data Converter Clocking
* Wireless Infrastructure
* Networking, SONET/SDH, DSLAM
* Medical
* Milit.
The LMK04000 family of precision clock conditioners provides low-noise jitter cleaning, clock multiplication and distribution without the need for high-performance voltage controlled crystal oscillators (VCXO) module. Using a cascaded PLLatinum™ arch.
Image gallery
TAGS
Download