Datasheet4U Logo Datasheet4U.com

LMK01801 - Dual Clock Divider Buffer

Description

The LMK01801 is a very low noise solution for clocking systems that require distribution and frequency division of precision clocks.

Features

  • Pin control mode or.

📥 Download Datasheet

📁 Similar Datasheet

  • LMK01000 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK01010 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK01020 - (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer (National Semiconductor)
  • LMK02000 - Precision Clock Conditioner (National Semiconductor)
  • LMK02002 - Precision Clock Conditioner (National Semiconductor)
  • LMK03000 - (LMK03000 / LMK03001) Precision Clock Conditioner (National Semiconductor)
  • LMK03000C - (LMK03000 / LMK03001) Precision Clock Conditioner (National Semiconductor)
  • LMK03001 - (LMK03000 / LMK03001) Precision Clock Conditioner (National Semiconductor)
  • LMK03001C - (LMK03000 / LMK03001) Precision Clock Conditioner (National Semiconductor)
  • LMK03002 - Precision Clock Conditioner (National Semiconductor)
Other Datasheets by Texas Instruments
  • LMK01000 - 1.6GHz High Performance Clock Buffer Divider
  • LMK01010 - 1.6GHz High Performance Clock Buffer Divider
  • LMK01020 - 1.6GHz High Performance Clock Buffer Divider
  • LMK00101 - Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
  • LMK00105 - Ultra-Low Jitter LVCMOS Fanout Buffer and Level Translator
  • LMK00301 - 3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer and Level Translator
  • LMK00304 - 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
  • LMK00306 - 3-GHz 6-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator

Full PDF Text Transcription

Click to expand full text
LMK01801 SNAS573D – JANUARY 2012 – REVISED SEPTEMBER 2021 LMK01801 Dual Clock Divider Buffer 1 Features • Pin control mode or MICROWIRE (SPI) • Input and output frequency range: 1 kHz to 3.1 GHz • Separate input for clock output banks A and B • 14 differential clock outputs in two banks (A and B) – Output Bank A • 8 differential, programmable outputs (up to 8 as LVCMOS) • Divider values of 1 to 8, even and odd. – Output Bank B • 6 differential outputs (or up to 12 as LVCMOS) • Divides values of 1 to 1045 or 1 to 8, even and odd • Analog and digital delays • 50% duty cycle on all outputs for all divides • Separate synchronization of bank A and B. • RMS additive jitter 50 fs at 800 MHz – 50-fs RMS additive jitter (12 kHz to 20 MHz) • Industrial temperature range: –40°C to 85°C • 3.
Published: |