Datasheet4U Logo Datasheet4U.com

LMK00725 - Differential-to-3.3V LVPECL Fanout Buffer

📥 Download Datasheet

General Description

The LMK00725 is a low skew, high-performance clock fanout buffer which can distribute up to five 3.3V LVPECL outputs from one of two inputs, which can accept differential or single-ended inputs.

Overview

LMK00725 www.ti.com SNAS625A – SEPTEMBER 2013 – REVISED OCTOBER 2013 Low Skew, 1-to-5, Differential-to-3.

Key Features

  • 1.
  • Five 3.3V Differential LVPECL Outputs.
  • Additive Jitter: 43 fs RMS (typ) @ 312.5 MHz.
  • Noise Floor (≥1 MHz offset): -158 dBc/Hz (typ) @ 312.5 MHz.
  • Output Frequency: 650 MHz (max).
  • Output Skew: 35 ps (max).
  • Part-to-Part Skew: 100 ps (max).
  • Propagation Delay: 0.37 ns (max).
  • Two Differential Input Pairs (pin-selectable).
  • CLKx, nCLK Input Pairs can accept LVPECL, LVDS, HCSL, SSTL, LVHSTL, or Single-Ended Signals.

More Datasheets from Texas Instruments

Part Number Description
LMK00101 Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
LMK00105 Ultra-Low Jitter LVCMOS Fanout Buffer and Level Translator
LMK00301 3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer and Level Translator
LMK00304 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00306 3-GHz 6-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00308 3-GHz 8-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
LMK00334 Four-Output Clock Buffer and Level Translator
LMK00338 8-Output PCIe Gen1/Gen2/Gen3/Gen4/Gen5 Clock Buffer and Level Translator
LMK00804B Differential/LVCMOS-to-LVCMOS/TTL Fanout Buffer
LMK00804B-Q1 1-to-4 High-Performance LVCMOS Fan-Out Buffer and Level Translator