Datasheet4U Logo Datasheet4U.com

LMK00304 - 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator

Description

The LMK00304 is a 3-GHz 4-output differential fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation.

The input clock can be selected from two universal inputs or one crystal input.

Features

  • 1 3:1 Input Multiplexer.
  • Two Universal Inputs Operate up to 3.1 GHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks.
  • One Crystal Input Accepts a 10-MHz to 40MHz Crystal or Single-Ended Clock.
  • Two Banks With 2 Differential Outputs Each.
  • LVPECL, LVDS, HCSL, or Hi-Z (Selectable).
  • LVPECL Additive Jitter with LMK03806 Clock Source at 156.25 MHz:.
  • 20 fs RMS (10 kHz to 1 MHz).
  • 51 fs RMS (12 kHz to 20 MHz).

📥 Download Datasheet

Datasheet Details

Part number LMK00304
Manufacturer Texas Instruments
File Size 1.99 MB
Description 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
Datasheet download datasheet LMK00304 Datasheet
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community LMK00304 SNAS577G – FEBRUARY 2012 – REVISED AUGUST 2018 LMK00304 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator 1 Features •1 3:1 Input Multiplexer – Two Universal Inputs Operate up to 3.1 GHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks – One Crystal Input Accepts a 10-MHz to 40MHz Crystal or Single-Ended Clock • Two Banks With 2 Differential Outputs Each – LVPECL, LVDS, HCSL, or Hi-Z (Selectable) – LVPECL Additive Jitter with LMK03806 Clock Source at 156.25 MHz: – 20 fs RMS (10 kHz to 1 MHz) – 51 fs RMS (12 kHz to 20 MHz) • High PSRR: –65 / –76 dBc (LVPECL/LVDS) at 156.
Published: |