Datasheet4U Logo Datasheet4U.com

DS32EL0421 - FPGA-Link Serializer

Description

The DS32EL0421/DS32ELX0421 is a 125 MHz to 312.5 MHz (DDR) serializer for high-speed serial transmission over FR-4 printed circuit board backplanes, balanced cables, and optical fiber.

Features

  • 1.
  • 2 5-bit DDR LVDS Parallel Data Interface.
  • Programmable Transmit De-emphasis.
  • Configurable Output Levels (VOD).
  • Selectable DC-balanced Encoder.
  • Selectable Data Scrambler.
  • Remote Sense for Automatic Detection and Negotiation of Link Status.
  • On Chip LC VCOs.
  • Redundant Serial Output (ELX device only).
  • Data Valid Signaling to Assist with Synchronization of Multiple Receivers.
  • Supports AC- and DC-coupled Signal.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS32EL0421 Serializer National Semiconductor
DS32EL0124 Deserializer National Semiconductor
DS32ELX0124 Deserializer National Semiconductor
DS32ELX0421 Serializer National Semiconductor
DS32EV100 Programmable Single Equalizer National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
DS32EL0124 FPGA-Link Deserializer
DS32ELX0124 FPGA-Link Deserializer
DS32ELX0421 FPGA-Link Serializer
DS32EV100 Programmable Single Equalizer
DS32EV400 Quad Equalizer

Full PDF Text Transcription

Click to expand full text
DS32EL0421, DS32ELX0421 www.ti.com SNLS282F – MAY 2008 – REVISED APRIL 2013 DS32EL0421 , DS32ELX0421 125 - 312.5 MHz FPGA-Link Serializer with DDR LVDS Parallel Interface Check for Samples: DS32EL0421, DS32ELX0421 FEATURES 1 •2 5-bit DDR LVDS Parallel Data Interface • Programmable Transmit De-emphasis • Configurable Output Levels (VOD) • Selectable DC-balanced Encoder • Selectable Data Scrambler • Remote Sense for Automatic Detection and Negotiation of Link Status • On Chip LC VCOs • Redundant Serial Output (ELX device only) • Data Valid Signaling to Assist with Synchronization of Multiple Receivers • Supports AC- and DC-coupled Signaling • Integrated CML and LVDS Terminations • Configurable PLL Loop Bandwidth • Programmable Output Termination (50Ω or 75Ω).
Published: |