CDCVF2509 driver equivalent, 3.3-v phase-lock loop clock driver.
1
* Use CDCVF2509A (SCAS765) as a Replacement for This Device
* Designed to Meet and Exceed PC133 SDRAM Registered DIMM Specification Rev. 1.1
* Spread Spectr.
* Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
* Separate Output Enable for Each.
The CDCVF2509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 400.27KB)