CDC516 driver equivalent, 3.3-v phase-lock-loop clock driver.
D Distributes One Clock Input to Four Banks
of Four Outputs
D Separate Output Enable for Each Output
Bank
D External Fee.
The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically des.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 1.09MB)