CD54HCT4075 gate equivalent, triple 3-input or gate.
* LSTTL input logic compatible
– VIL(max) = 0.8 V, VIH(min) = 2 V
* CMOS input logic compatible
– II ≤ 1 µA at VOL, VOH
* Buff.
* User fewer inputs to monitor error signals
* Combine active-low enable signals
3 Description
This device con.
Image gallery