Datasheet4U Logo Datasheet4U.com

CD54ACT112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

Description

The ’ACT112 devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – CD54ACT112

Datasheet Details

Part number CD54ACT112
Manufacturer Texas Instruments
File Size 910.90 KB
Description DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
Datasheet download datasheet CD54ACT112 Datasheet
Additional preview pages of the CD54ACT112 datasheet.

📁 Similar Datasheet

  • CD54 - Ind / Wirewound (Sumida)
  • CD54-390LB - Ind / Wirewound (Sumida)
  • CD54-390LC - Ind / Wirewound (Sumida)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON Semiconductor)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON)
  • CD54573CS - Tuner Band Switcher (HUAJING)
  • CD54NP-xxx - Ind / Wirewound (Sumida)
  • CD5021GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5022GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5030 - CD/USB Multi-Source Receiver User Manual (ECLIPSE)
Other Datasheets by Texas Instruments
  • CD54ACT109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • CD54ACT138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • CD54ACT139 - DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
  • CD54ACT151 - 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
  • CD54ACT153 - DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
  • CD54ACT161 - 4-BIT SYNCHRONOUS BINARY COUNTERS
  • CD54ACT163 - 4-BIT SYNCHRONOUS BINARY COUNTERS
  • CD54ACT164 - 8-Bit Serial-In/Parallel-Out Shift Register

Full PDF Text Transcription

Click to expand full text
CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS323 – JANUARY 2003 D Inputs Are TTL-Voltage Compatible D Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption D Balanced Propagation Delays D ±24-mA Output Drive Current – Fanout to 15 F Devices D SCR-Latchup-Resistant CMOS Process and Circuit Design D Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 CD54ACT112 . . . F PACKAGE CD74ACT112 . . . M PACKAGE (TOP VIEW) 1CLK 1 1K 2 1J 3 1PRE 4 1Q 5 1Q 6 2Q 7 GND 8 16 VCC 15 1CLR 14 2CLR 13 2CLK 12 2K 11 2J 10 2PRE 9 2Q description/ordering information The ’ACT112 devices contain two independent J-K negative-edge-triggered flip-flops.
Published: |