Datasheet4U Logo Datasheet4U.com

ADS62P24 - Analog-to-Digital Converters

Download the ADS62P24 datasheet. This PDF covers multiple ADS62P22 series part numbers and includes detailed specifications, pin configuration, electrical characteristics, and application information for single-supply dual operational amplifiers.

Description

ADS62P2X is a dual channel 12-bit A/D converter family with maximum sample rates up to 125 MSPS.

It combines high performance and low power consumption in a compact 64 QFN package.

Features

  • 1.
  • Maximum Sample Rate: 125 MSPS.
  • 12-Bit Resolution with No Missing Codes.
  • 95 dB Crosstalk.
  • Parallel CMOS and DDR LVDS Output Options.
  • 3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off.
  • Digital Processing Block with:.
  • Offset Correction.
  • Fine Gain Correction, in Steps of 0.05 dB.
  • Decimation by 2/4/8.
  • Built-in and Custom Programmable 24-Tap Low-/High-/Band-Pass Filters.

📥 Download Datasheet

Datasheet preview – ADS62P24

Datasheet Details

Part number ADS62P24
Manufacturer Texas Instruments
File Size 2.05 MB
Description Analog-to-Digital Converters
Datasheet download datasheet ADS62P24 Datasheet
Additional preview pages of the ADS62P24 datasheet.

📁 Similar Datasheet

Other Datasheets by Texas Instruments
  • ADS62P22 - Analog-to-Digital Converters
  • ADS62P23 - Analog-to-Digital Converters
  • ADS62P25 - Analog-to-Digital Converters
  • ADS62P28 - Analog-to-Digital Converters
  • ADS62P29 - Analog-to-Digital Converters
  • ADS62P15 - Analog-to-Digital Converters
  • ADS62P19 - Analog-to-Digital Converters
  • ADS62P42 - Analog-to-Digital Converters

Full PDF Text Transcription

Click to expand full text
ADS62P24, ADS62P25 ADS62P22, ADS62P23 www.ti.com SLAS576C – OCTOBER 2007 – REVISED OCTOBER 2011 DUAL CHANNEL, 12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS Check for Samples: ADS62P24, ADS62P25, ADS62P22, ADS62P23 FEATURES 1 • Maximum Sample Rate: 125 MSPS • 12-Bit Resolution with No Missing Codes • 95 dB Crosstalk • Parallel CMOS and DDR LVDS Output Options • 3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off • Digital Processing Block with: – Offset Correction – Fine Gain Correction, in Steps of 0.
Published: |