ADS62C15 Datasheet PDF - Texas Instruments Analog-to-Digital Converters Specs

ADS62C15 - Analog-to-Digital Converters

Datasheet Summary

Description

ADS62C15 is a dual channel 11-bit A/D converter with maximum sample rates up to 125 MSPS.

It combines high performance and low power consumption in a compact 64 QFN package.

Features

1.
Maximum Sample Rate: 125 MSPS.
11-Bit Resolution With No Missing Codes.
82 dBc SFDR at Fin = 117 MHz.
67 dBFS SNR at Fin = 117 MHz.
77.5 dBFS SNR at Fin = 117 MHz, 20MHz bandwidth using SNRBoost technology.
92 dB Crosstalk.
Parallel CMOS and DDR LVDS Output Options.
3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off.
Digital Processing Block With:.
Offset Correction.

Datasheet Details

Part number	ADS62C15
Manufacturer	Texas Instruments
File Size	1.70 MB
Description	Analog-to-Digital Converters
Datasheet	ADS62C15 Datasheet
Additional preview pages of the ADS62C15 datasheet.

📁 Similar Datasheet

ADS60C100L - 3 Quadrants Triacs (ADV)

ADS60C100S - 3 Quadrants Triacs (ADV)

ADS60C120L - 3 Quadrants Triacs (ADV)

ADS60C120S - 3 Quadrants Triacs (ADV)

ADS60C160L - 3 Quadrants Triacs (ADV)

ADS60C160S - 3 Quadrants Triacs (ADV)

ADS6608A4A - Synchronous DRAM (A-Data Technology)

ADS6616A4A - Synchronous DRAM (A-Data Technology)

ADS6632A4A - Synchronous DRAM (A-Data Technology)

ADS6C60 - 3 Quadrants Triacs (ADV)

Full PDF Text Transcription

Click to expand full text

ADS62C15 www.ti.com SLAS577E – JANUARY 2008 – REVISED FEBRUARY 2012 Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs Check for Samples: ADS62C15 FEATURES 1 • Maximum Sample Rate: 125 MSPS • 11-Bit Resolution With No Missing Codes • 82 dBc SFDR at Fin = 117 MHz • 67 dBFS SNR at Fin = 117 MHz • 77.5 dBFS SNR at Fin = 117 MHz, 20MHz bandwidth using SNRBoost technology • 92 dB Crosstalk • Parallel CMOS and DDR LVDS Output Options • 3.5 dB Coarse Gain and Programmable Fine Gain up to 6 dB for SNR/SFDR Trade-Off • Digital Processing Block With: – Offset Correction – Fine Gain Correction, in Steps of 0.

Published: Mar 6, 2024 |