Datasheet4U Logo Datasheet4U.com

ADS58C48 - Quad Channel IF Receiver

General Description

The ADS58C48 is a quad channel 11-bit A/D converter with sampling rate up to 200 MSPS.

It uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply.

Key Features

  • 1.
  • Maximum Sample Rate: 200 MSPS.
  • High Dynamic Performance.
  • SFDR 82 dBc at 140 MHz.
  • 72.3 dBFS SNR in 60 MHz BW Using SNRBoost 3G technology.
  • SNRBoost 3G Highlights.
  • Supports Wide Bandwidth up to 60 MHz.
  • Programmable Bandwidths.
  • 60 MHz, 40 MHz, 30 MHz, 20 MHz.
  • Flat Noise Floor within the Band.
  • Independent SNRBoost 3G Coefficients for Every Channel.
  • Output Interface.
  • Double Data Rate (DDR) L.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADS5220 ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5221 ANALOG-TO-DIGITAL CONVERTER Burr-Brown Corporation
ADS5231 Analog-to-Digital Converter Burr-Brown
ADS5232 Analog-to-Digital Converter Burr-Brown
ADS5237 Analog-to-Digital Converter Burr-Brown

Other Datasheets by Texas Instruments

Part Number Description
ADS58C20 Dual IF Receivers
ADS58C23 Dual IF Receivers
ADS58C28 Dual Channel IF Receiver
ADS58B18 Ultralow-Power ADC
ADS58B19 Ultralow-Power ADC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com Quad Channel IF Receiver with SNRBoost 3G Check for Samples: ADS58C48 ADS58C48 SLAS689 – MAY 2010 FEATURES 1 • Maximum Sample Rate: 200 MSPS • High Dynamic Performance – SFDR 82 dBc at 140 MHz – 72.3 dBFS SNR in 60 MHz BW Using SNRBoost 3G technology • SNRBoost 3G Highlights – Supports Wide Bandwidth up to 60 MHz – Programmable Bandwidths – 60 MHz, 40 MHz, 30 MHz, 20 MHz – Flat Noise Floor within the Band – Independent SNRBoost 3G Coefficients for Every Channel • Output Interface – Double Data Rate (DDR) LVDS with Programmable Swing and Strength – Standard Swing: 350 mV – Low Swing: 200 mV – Default Strength: 100-Ω Termination – 2x Strength: 50-Ω Termination – 1.8V Parallel CMOS Interface Also Supported • Ultra-Low Power with Single 1.8-V Supply – 0.9-W Total Power – 1.