Datasheet4U Logo Datasheet4U.com

ADS5527 - Analog-to-Digital Converters

Description

ADS5527 is a high performance 12-bit, 210-MSPS A/D converter.

It offers state-of-the art functionality and performance using advanced techniques to minimize board space.

Features

  • Maximum Sample Rate: 210 MSPS.
  • 12-Bit Resolution.
  • No Missing Codes.
  • Total Power Dissipation 1.23 W.
  • Internal Sample and Hold.
  • 70.5-dBFS SNR at 70-MHz IF.
  • 84-dBc SFDR at 70-MHz IF, 0-dB gain.
  • High Analog Bandwith up to 800 MHz.
  • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options.
  • Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF.
  • Reduced Power Modes at Lower Sample Rates.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADS5522 Analog-to-Digital Converter Burr-Brown
ADS5510 125-MSPS Analog-To-Digital Converter Burr-Brown
ADS5541 Analog-to-Digital Converter Burr-Brown
ADS5542 Analog-to-Digital Converter Burr-Brown
ADS55A100H SCRs ADV

Other Datasheets by Texas Instruments

Part Number Description
ADS5520 Analog-to-Digital Converters
ADS5521 Analog-to-Digital Converters
ADS5525 Analog-to-Digital Converters
ADS5500 Analog-to-Digital Converters
ADS5500-EP Analog-to-Digital Converters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ADS5527 www.ti.com SLWS196A – DECEMBER 2006 – REVISED MAY 2007 12-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS FEATURES • Maximum Sample Rate: 210 MSPS • 12-Bit Resolution • No Missing Codes • Total Power Dissipation 1.23 W • Internal Sample and Hold • 70.5-dBFS SNR at 70-MHz IF • 84-dBc SFDR at 70-MHz IF, 0-dB gain • High Analog Bandwith up to 800 MHz • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options • Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF • Reduced Power Modes at Lower Sample Rates • Supports Input Clock Amplitude Down to 400 mVPP • Clock Duty Cycle Stabilizer • No External Reference Decoupling Required • Internal and External Reference Support • Programmable Output Clock Position to Ease Data Capture • 3.
Published: |